
Title: USE OF DANGLING PARTIAL LINES FOR INTERFACING IN A PLD

1/7




App No.: Not Yet Assigned Inventor: Brian D. JOHNSON, et al. Docket No.: 306812002201

Title: USE OF DANGLING PARTIAL LINES FOR

INTERFACING IN A PLD


2/7





App No.: Not Yet Assigned Docket No.: Inventor: Brian D. JOHNSON, et al. Title: USE OF DANGLING PARTIAL LINES FOR Docket No.: 306812002201

INTERFACING IN A PLD

3/7







Docket No.: 306812002201

App No.: Not Yet Assigned Docket No.: Inventor: Brian D. JOHNSON, et al.
Title: USE OF DANGLING PARTIAL LINES FOR INTERFACING IN A PLD

6/7

Fig.7.

		MegaRAM Interface	Vertical N	legaRAM Interface
	Ways in per line	Connections per MRAM_LIM	Ways in per line	Connections per MRAM_LIM
H4	3	8	0.	0
H8	3 or 4	2 or 3	0	0
H24	0	0	0	0
V4	1 or 2	4	4 or 5	12
V8	1 or 2	1 or 2	3 or 4	4
V16	0	0	0	0
Sneak path from adjacent LAB	1	0 or 1	0	0
Total MRAM LIM fanin		16		16
Total number MRAM LIM muxes	30		30	

Fig.8.

	Mega-RAM Horizontal Interface	Mega-RAM Vertical Interface
H4 DIM	9 or 10	N/A
H8 DIM	1, 2 or 3	N/A
H24 DIM	0	N/A
V4 DIM	5	5
V8 DIM	2 or 3	1
V16 DIM	0	N/A
Total ways out per MegaRAM Out	17 to 21	6

Fig.9.

	Mega-RAM Horizontal Interface	Mega-RAM Vertical Interface
Lablines	30	30
MRIMs	24	24
H4 Drivers	20	0
H8 Drivers	3	0
H24 Drivers	0 or 1	0
V4 Drivers	10 + 10 redundant	20
V8 Drivers	2 + 2 redundant	4
V16 Drivers	0 or 1 + 0 or 1 redundant	0

7/7

